Wide-range synchronous mirror delay with arbitrary input duty cycle

K. H. Cheng, C. W. Su, S. W. Lu

研究成果: 雜誌貢獻期刊論文同行評審

8 引文 斯高帕斯(Scopus)

摘要

A wide-range synchronous mirror delay (SMD) with arbitrary input duty cycle is presented. The proposed SMD utilises the time-to-digital converter for a frequency-range selector and a multiband delay monitor circuit to achieve a wide range of operating frequencies. The simulation results show that the operating frequency is from 200 MHz to 1 GHz and the static phase error is 6.7 ps. The locking time is less than eight clock cycles: two cycles with coarse tune and six cycles with fine tune.

原文???core.languages.en_GB???
頁(從 - 到)665-667
頁數3
期刊Electronics Letters
44
發行號11
DOIs
出版狀態已出版 - 2008

指紋

深入研究「Wide-range synchronous mirror delay with arbitrary input duty cycle」主題。共同形成了獨特的指紋。

引用此