VLSI implementation of visual block pattern truncation coding

Yuan Chen Liu, Tsung Han Tsai, Po Cheng Wu, Liang Gee Chen

研究成果: 雜誌貢獻會議論文同行評審

摘要

The paper proposes a pipelined architecture of visual block pattern truncation coding algorithm to minimize mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for the moving pictures.

原文???core.languages.en_GB???
頁(從 - 到)36-37
頁數2
期刊Digest of Technical Papers - IEEE International Conference on Consumer Electronics
出版狀態已出版 - 1998
事件Proceedings of the 1998 17th Conference on Consumer Electronics - Los Angeles, CA, USA
持續時間: 2 6月 19984 6月 1998

指紋

深入研究「VLSI implementation of visual block pattern truncation coding」主題。共同形成了獨特的指紋。

引用此