@article{238a4656200a459cb25e5036322e91da,
title = "VLSI design of an SVM learning core on sequential minimal optimization algorithm",
abstract = "The sequential minimal optimization (SMO) algorithm has been extensively employed to train the support vector machine (SVM). This work presents an efficient application specific integrated circuit chip design for sequential minimal optimization. This chip is implemented as an intellectual property core, suitable for use in an SVM-based recognition system on a chip. The proposed SMO chip was tested and found to be fully functional, using a prototype system based on the Altera DE2 board with a Cyclone II 2C70 field-programmable gate array.",
keywords = "Field-programmable gate array (FPGA), VLSI design, sequential minimal optimization (SMO), support vector machine (SVM)",
author = "Kuan, {Ta Wen} and Wang, {Jhing Fa} and Wang, {Jia Ching} and Lin, {Po Chuan} and Gu, {Gaung Hui}",
note = "Funding Information: Manuscript received August 08, 2010; revised November 16, 2010; accepted December 30, 2010. Date of publication February 17, 2011; date of current version March 12, 2012. This work was supported by the National Science Council under Grant NSC99-2218-E-006-001.",
year = "2012",
month = apr,
doi = "10.1109/TVLSI.2011.2107533",
language = "???core.languages.en_GB???",
volume = "20",
pages = "673--683",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
number = "4",
}