True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI

Hong Yi Huang, Kuo Hsin Cheng, Yuan Hua Chu, Chung Yu Wu

研究成果: 雜誌貢獻會議論文同行評審

1 引文 斯高帕斯(Scopus)

摘要

A family of new logic circuits, called true-single-phase all-N-logic differential logic (TADL), are proposed and analyzed. The logic circuits are designed with only NMOS devices in the logic tree. Two kinds of sensing techniques are used for improving the speed operation, namely, the balanced sense amplifier for the differential-input TADL and the unbalanced sense amplifier for the single-input TADL. A complex function can be implemented in a TADL gate and high operation speed can be achieved without dc power dissipation. Only a true-single-phase clock is required to form the fully pipelined systems. Simulation results show that circuits designed by the TADL have the advantages of high-speed operation and low power-delay product.

原文???core.languages.en_GB???
頁(從 - 到)296-299
頁數4
期刊Proceedings - IEEE International Symposium on Circuits and Systems
4
出版狀態已出版 - 1996
事件Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, ISCAS. Part 1 (of 4) - Atlanta, GA, USA
持續時間: 12 5月 199615 5月 1996

指紋

深入研究「True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI」主題。共同形成了獨特的指紋。

引用此