Test yield and quality analysis models of chips

Chung Huang Yeh, Jwu E. Chen

研究成果: 雜誌貢獻期刊論文同行評審

8 引文 斯高帕斯(Scopus)

摘要

In this work, we utilized a digital integrated-circuit (IC) testing model (DITM), based on a statistical simulation method, to evaluate the test yield and test quality of semiconductor products. A circuit or chip has multiple parameters and the relationships among these parameters at different levels are complicated. To simply express numerous and complex interrelated IC or chip manufacturing and testing parameters, we assumed a normal distribution of manufacturability and then standardized and related all other parameters. On applying the Digital integrated circuit testing model (DITM) to data on Accuracy Requirements in At-Speed Functional Test and International technology roadmap for semiconductors (ITRS Roadmap), the simulated results clearly indicated that when the threshold value of a quality control test is determined, the DITM can accurately and effectively predict future Yt (Test Yield).

原文???core.languages.en_GB???
頁(從 - 到)279-287
頁數9
期刊Journal of the Chinese Institute of Engineers, Transactions of the Chinese Institute of Engineers,Series A/Chung-kuo Kung Ch'eng Hsuch K'an
43
發行號3
DOIs
出版狀態已出版 - 2 4月 2020

指紋

深入研究「Test yield and quality analysis models of chips」主題。共同形成了獨特的指紋。

引用此