Programmable logic array design for H.264 context-based adaptive variable length coding

An Chao Tsai, Anand Paul, Jia Ching Wang, Jhing Fa Wang

研究成果: 書貢獻/報告類型會議論文篇章同行評審

4 引文 斯高帕斯(Scopus)

摘要

In this paper, we propose an architecture for context-based adaptive Variable Length Coding using programmable logic array. This design is focused in optimizing the hardware cost and enhancing the speed of encoding. The proposed architecture has been simulated using ModelSim, and implemented by UMC 0.18 um cell library. Simulation results illustrates that, the proposed design satisfies the real time constrains, required by various video applications with 2475 logic gates at 210 MHz.

原文???core.languages.en_GB???
主出版物標題2006 IEEE Region 10 Conference, TENCON 2006
發行者Institute of Electrical and Electronics Engineers Inc.
ISBN(列印)1424405491, 9781424405497
DOIs
出版狀態已出版 - 2006
事件2006 IEEE Region 10 Conference, TENCON 2006 - Hong Kong, China
持續時間: 14 11月 200617 11月 2006

出版系列

名字IEEE Region 10 Annual International Conference, Proceedings/TENCON
ISSN(列印)2159-3442
ISSN(電子)2159-3450

???event.eventtypes.event.conference???

???event.eventtypes.event.conference???2006 IEEE Region 10 Conference, TENCON 2006
國家/地區China
城市Hong Kong
期間14/11/0617/11/06

指紋

深入研究「Programmable logic array design for H.264 context-based adaptive variable length coding」主題。共同形成了獨特的指紋。

引用此