Power-oriented partial-scan design approach

J. Y. Jou, M. C. Nien

研究成果: 雜誌貢獻期刊論文同行評審

摘要

Power consumption and testability are two of major considerations in modern VLSI design. A full-scan method had been used widely in the past, to improve the testability of sequential circuits. Owing to the lower overheads incurred, the partial-scan design has gradually become popular. The authors propose a partialscan selection strategy which is based on the structural analysis approach and considers the area and power overheads simultaneously. A powerful sample-and-search algorithm is used to find the solution that minimises the user-specified cost function in terms of power and area overheads. The experimental results show that the sample-and-search algorithm derived by the authors can effectively find the best solution of the specified cost function, for almost all circuits, and, on average, the saving of overheads for each specific cost function is significant.

原文???core.languages.en_GB???
頁(從 - 到)229-235
頁數7
期刊IEE Proceedings: Circuits, Devices and Systems
145
發行號4
DOIs
出版狀態已出版 - 1998

指紋

深入研究「Power-oriented partial-scan design approach」主題。共同形成了獨特的指紋。

引用此