摘要
This paper proposes a method to select flip-flops for partial reset and/or partial scan for sequential circuits to increase their testability. The method gives weights for flip-flops for consideration for partial reset and/or scan based on information on required states for activating faults and the number of faults which propagate to flip-flops, which are obtained during test generation. Since the above information offers the reasons causing the untestable and/or hard-to-detect faults, the method is very efficient in locating flip-flops for partial reset and/or scan to ease test generation task. Experiments showed that this method selected less number of flip-flops for partial reset and scan while produced more testable circuits for benchmark circuits.
原文 | ???core.languages.en_GB??? |
---|---|
頁面 | 341-346 |
頁數 | 6 |
出版狀態 | 已出版 - 1998 |
事件 | Proceedings of the 1998 16th IEEE VLSI Test Symposium - Monterey, CA, USA 持續時間: 26 4月 1998 → 30 4月 1998 |
???event.eventtypes.event.conference???
???event.eventtypes.event.conference??? | Proceedings of the 1998 16th IEEE VLSI Test Symposium |
---|---|
城市 | Monterey, CA, USA |
期間 | 26/04/98 → 30/04/98 |