Multibit retention registers for power gated designs: Concept, design, and deployment

Yu Guang Chen, Hui Geng, Kuan Yu Lai, Yiyu Shi, Shih Chieh Chang

研究成果: 雜誌貢獻期刊論文同行評審

13 引文 斯高帕斯(Scopus)

摘要

Retention registers have been widely used in power gated designs to store data during sleep mode. However, their excessive area and leakage power render it imperative to minimize the total retention storage size. The current industry practice replaces all registers with singlebit retention ones, which significantly limits the design freedom and yields suboptimal designs. Toward this, for the first time in the literature, we propose the concept and the design of multibit retention registers, with which only selected registers need to be replaced. The technique can significantly reduce the number of bits that need to be stored and thus the leakage power, but needs several clock cycles for mode transition. In addition, an efficient assignment algorithm is developed to minimize the total retention storage size subject to mode transition latency constraint. Experimental results show that our framework on average can reduce the leakage power in sleep mode by 84% along with additional mode transition latency of 6 to 11 clock cycles, compared with the singlebit retention register-based design.

原文???core.languages.en_GB???
文章編號6774551
頁(從 - 到)507-518
頁數12
期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
33
發行號4
DOIs
出版狀態已出版 - 4月 2014

指紋

深入研究「Multibit retention registers for power gated designs: Concept, design, and deployment」主題。共同形成了獨特的指紋。

引用此