New CMOS differential logic circuits, called asynchronous latched CMOS differential logic (ALCDL) circuits, are proposed and analyzed. The ALCDL can implement a complex function in a single gate and achieve high operation speed without dc power dissipation. New CMOS differential latches, which can be used to prevent extra transitions and reduce the power dissipation, are also proposed. A new clocking scheme is designed by locally using the ALCDL circuits and the entire system is synchronized to a single global clock. As compared to the conventional true-single-phase clock system, the loading of the global clock line and transient noise induced by precharge operation can be largely reduced. Simulation results show that the new clocking scheme and logic circuits benefit in high-speed and low-power performances, especially in low supply voltage.
|頁（從 - 到）||1572-1575|
|期刊||Proceedings - IEEE International Symposium on Circuits and Systems|
|出版狀態||已出版 - 1995|
|事件||Proceedings of the 1995 IEEE International Symposium on Circuits and Systems-ISCAS 95. Part 3 (of 3) - Seattle, WA, USA|
持續時間: 30 4月 1995 → 3 5月 1995