Low-jitter and low-power phase-locked loop design

Kuo Hsing Chen, Huan Sen Liao, Lin Jiunn Tzou

研究成果: 雜誌貢獻會議論文同行評審

8 引文 斯高帕斯(Scopus)


This paper describes a design of digital phase-locked loop (DPLL), which has low-power consumption and low jitter feature. Novel voltage controlled oscillator (VCO) and phase frequency detector (PFD) are proposed to reduce the total power consumption and phase error of the DPLL. The proposed VCO has low power consumption, and the PFD is a `three-state' structure with dead zone is 5 ps. The power consumption of the proposed DPLL is lower than 6.7 mW, and the output-frequency range of the oscillator is from 200 MHz to 650 MHz. The worst-case cycle jitter is lower than 160 ps, and long-term jitter is lower than 220 ps. We confirm the results based on 0.5 um CMOS technology and 3 V supply voltage.

頁(從 - 到)II-257-II-260
期刊Proceedings - IEEE International Symposium on Circuits and Systems
出版狀態已出版 - 2000
事件Proceedings of the IEEE 2000 Internaitonal Symposium on Circuits and Systems - Geneva, Switz
持續時間: 28 5月 200031 5月 2000


深入研究「Low-jitter and low-power phase-locked loop design」主題。共同形成了獨特的指紋。