I-V Characteristics of E-mode GaN-based transistors under gate floating

Zhen Wei Qin, Wen Hsuan Tsai, Wei Chia Chen, Hao Hsuan Lo, Yue Ming Hsin

研究成果: 雜誌貢獻期刊論文同行評審

1 引文 斯高帕斯(Scopus)

摘要

This study investigates the I-V behaviors of various E-mode GaN-based transistors under gate floating and zero gate bias. The p-GaN gate high electron mobility transistor (HEMTs), gate injection transistors, and Cascode GaN FETs have been adopted and compared. The high off-state drain current is observed under gate floating except for Cascode GaN FETs based on the measured I-V characteristics. The off-state drain current of p-GaN gate HEMT is up to 0.8 mA under gate floating at a drain bias of 6 V, which is about 107 times larger than zero gate bias. The devices will induce false-turn-on and reverse conduction loss during switching under gate floating due to the capacitance charging effect between the drain and the gate electrodes. The mechanism of the capacitance charging effect is discussed using the equivalent circuit of p-GaN gate HEMTs and confirmed by Silvaco TCAD simulation.

原文???core.languages.en_GB???
文章編號045002
期刊Semiconductor Science and Technology
37
發行號4
DOIs
出版狀態已出版 - 4月 2022

指紋

深入研究「I-V Characteristics of E-mode GaN-based transistors under gate floating」主題。共同形成了獨特的指紋。

引用此