High-efficiency dual-band on-chip rectenna for 35- and 94-GHz wireless power transmission in 0.13-μm CMOS technology

Hwann Kaeo Chiou, I. Shan Chen

研究成果: 雜誌貢獻期刊論文同行評審

104 引文 斯高帕斯(Scopus)

摘要

This paper proposes a high-efficiency dual-band on-chip rectifying antenna (rectenna) at 35 and 94 GHz for wireless power transmission. The rectenna is designed in slotline (SL) and finite-width ground coplanar waveguide (FGCPW) transmission lines in a CMOS 0.13-μm process. The rectenna comprises a high gain linear tapered slot antenna (LTSA), an FGCPW to SL transition, a bandpass filter, and a full-wave rectifier. The LTSA achieves a VSWR=2 fractional bandwidth of 82% and 41%, and a gain of 7.4 and 6.5 dBi at the frequencies of 35 and 94 GHz. The measured power conversion efficiencies are 53% and 37% in free space at 35 and 94 GHz, while the incident radiation power density is 30 mW/cm2. The fabricated rectenna occupies a compact size of 2.9 mm2.

原文???core.languages.en_GB???
文章編號5618596
頁(從 - 到)3598-3606
頁數9
期刊IEEE Transactions on Microwave Theory and Techniques
58
發行號12 PART 1
DOIs
出版狀態已出版 - 12月 2010

指紋

深入研究「High-efficiency dual-band on-chip rectenna for 35- and 94-GHz wireless power transmission in 0.13-μm CMOS technology」主題。共同形成了獨特的指紋。

引用此