First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability

E. R. Hsieh, Y. C. Kuo, C. H. Cheng, J. L. Kuo, M. R. Jiang, J. L. Lin, H. W. Cheng, Steve S. Chung, C. H. Liu, T. P. Chen, Y. H. Yeah, T. J. Chen, Osbert Cheng

研究成果: 書貢獻/報告類型會議論文篇章同行評審

3 引文 斯高帕斯(Scopus)

摘要

For the first time, the ion-vacancy-based bipolar RRAM has been demonstrated on HKMG stack of FEOL logic 14nm FinFET. A unit cell with two identical FinFETs, one serves as a control transistor and the other one is the storage with resistance switching. It is performed by the edge tunneling and with bipolar switching. More importantly, the sneak path issue in an AND-type array based on this FinFET unit cell has been thoroughly investigated. To solve sneak path issue, a new active-fin-isolation (AFI) of FinFET in an AND-type array was proposed. This new AFI effectively increases the S/N margin of 103 and significantly reduces the standby power of 30% and active power of 99%, compared to original AND-type array. This work provides a promising candidate for the embedded FLASH memory on FinFET platform featuring fully-CMOS compatible integration and low cost solution in the more-than-Moore era.

原文???core.languages.en_GB???
主出版物標題2017 Symposium on VLSI Technology, VLSI Technology 2017
發行者Institute of Electrical and Electronics Engineers Inc.
頁面T72-T73
ISBN(電子)9784863486058
DOIs
出版狀態已出版 - 31 7月 2017
事件37th Symposium on VLSI Technology, VLSI Technology 2017 - Kyoto, Japan
持續時間: 5 6月 20178 6月 2017

出版系列

名字Digest of Technical Papers - Symposium on VLSI Technology
ISSN(列印)0743-1562

???event.eventtypes.event.conference???

???event.eventtypes.event.conference???37th Symposium on VLSI Technology, VLSI Technology 2017
國家/地區Japan
城市Kyoto
期間5/06/178/06/17

指紋

深入研究「First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability」主題。共同形成了獨特的指紋。

引用此