摘要
This paper presents a novel scheme to diagnose single and double faults for linear analog circuits. The scheme first proposes a simple transformation procedure to transform the tested linear analog circuit into a discrete signal flow graph, then constructs `diagnosing evaluators', which model the faulty components, to form a diagnosis configuration to diagnose the faults through digital simulation. This saves much computation time. Furthermore, a simple method to un-power the OP's is also proposed to differentiate equivalent faults. The scheme can diagnose faults in passive components as well as faults in OP's.
原文 | ???core.languages.en_GB??? |
---|---|
頁(從 - 到) | 25-30 |
頁數 | 6 |
期刊 | Proceedings of the Asian Test Symposium |
出版狀態 | 已出版 - 2000 |
事件 | 9th Asian Test Symposium - Taipei, Taiwan 持續時間: 4 12月 2000 → 6 12月 2000 |