Evaluation of A D-band divide-by-3 injection-locked frequency divider in 65 nm CMOS process

Yen Liang Yeh, Yu Cheng Liu, Hong Yeh Chang, Kevin Chen

研究成果: 書貢獻/報告類型會議論文篇章同行評審

3 引文 斯高帕斯(Scopus)

摘要

In this paper, a D-band divider-by-3 injectionlocked frequency divider is presented using 65 CMOS process. By using the technique of the second harmonic boosting, the input sensitivity and locking range can be enhanced in the millimeter-wave band without additional dc power consumption. As the input frequency is 134.6 GHz with a RF power of -8.5 dBm, the measured locking range is 0.4 GHz without varactor tuning, and the output power is high than -18 dBm. The core dc power consumption is 2.3 mW.

原文???core.languages.en_GB???
主出版物標題2015 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2015 - Proceedings
發行者Institute of Electrical and Electronics Engineers Inc.
頁面184-186
頁數3
ISBN(電子)9781467377942
DOIs
出版狀態已出版 - 8 1月 2016
事件IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2015 - Sendai, Japan
持續時間: 26 8月 201528 8月 2015

出版系列

名字2015 IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2015 - Proceedings

???event.eventtypes.event.conference???

???event.eventtypes.event.conference???IEEE International Symposium on Radio-Frequency Integration Technology, RFIT 2015
國家/地區Japan
城市Sendai
期間26/08/1528/08/15

指紋

深入研究「Evaluation of A D-band divide-by-3 injection-locked frequency divider in 65 nm CMOS process」主題。共同形成了獨特的指紋。

引用此