Erratum: A Design of Input-Decimation Technique for Recursive DFT/IDFT Algorithm (IEEE Transactions on Circuits and Systems I: Regular Papers (2019) 66:12 (4713-4726) DOI: 10.1109/TCSI.2019.2931794)

搜尋結果

• 已完成

  應用於可見光通訊系統之巨量多輸入多輸出傳收機設計與實現(3/3)

  Shiue, M.

  1/08/19 → 31/07/20

  研究計畫: Research

  • Design for testability 100%
  • Discrete Fourier transforms 78%
  • Networks (circuits) 19%
  • Communication systems 19%
  • Electric power utilization 17%

• 應用於IEEE Std 802.3bp™-2016 下世代Gigabit 乙太網路傳輸之數位 基頻晶片設計(2/3)

  Shiue, M.

  1/08/18 → 31/07/19

  研究計畫: Research

  • Design for testability 100%
  • Discrete Fourier transforms 78%
  • Networks (circuits) 19%
  • Communication systems 19%
  • Electric power utilization 17%

• 應用於IEEE Std 802.3bp™-2016 下世代Gigabit 乙太網路傳輸之數位

  Shiue, M.

  1/08/17 → 31/07/18

  研究計畫: Research

  • Design for testability 100%
  • Discrete Fourier transforms 78%
  • Fast Fourier transforms 34%
  • Networks (circuits) 23%
  • Data storage equipment 21%