Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance

Akancha Gupta, C. K. Chiang, W. Y. Yang, E. R. Hsieh, Steve S. Chung

研究成果: 書貢獻/報告類型會議論文篇章同行評審

6 引文 斯高帕斯(Scopus)

指紋

深入研究「Design of Low Voltage Vertical Channel Face-tunneling TFET Using Ge/SiGe Materials and Its SRAM Circuit Performance」主題。共同形成了獨特的指紋。

Keyphrases

Engineering