摘要
In the paper, an efficient VLSI architecture for a 8×8 two-dimensional discrete cosine transform and inverse discrete cosine transform (2-D DCT/IDCT) with a new 1-D DCT/IDCT algorithm is presented. The proposed new algorithm makes all coefficients are positive to simplify the design of multipliers and the coefficients have less round-off error than Lee's algorithm. For computing 2-D DCT/IDCT, the row-column decomposition method is used, and the design of 1-D DCT/IDCT requires only 9 multipliers and 21 adders/subtractors. This chip is synthesized with 0.6 μm standard cell library and 1P3M CMOS technology, and it can be operate up to 100 MHz.
原文 | ???core.languages.en_GB??? |
---|---|
頁(從 - 到) | IV-741-IV-744 |
期刊 | Proceedings - IEEE International Symposium on Circuits and Systems |
卷 | 4 |
DOIs | |
出版狀態 | 已出版 - 2000 |
事件 | Proceedings of the IEEE 2000 International Symposium on Circuits and Systems, ISCAS 2000 - Geneva, Switz, Switzerland 持續時間: 28 5月 2000 → 31 5月 2000 |