Design and analysis of monolithic triple-stacked power amplifiers using GaAs HBT-HEMT process

Chih Chun Shen, Wei Cheng Chen, Hong Yeh Chang

研究成果: 雜誌貢獻期刊論文同行評審

摘要

This paper describes design and analysis of monolithic triple-stacked power amplifiers (PAs) in 2-µm / 0.5-µm GaAs HBT-HEMT process. The proposed PAs are designed using both heterojunction bipolar transistor (HBT) and high electron-mobility transistor (HEMT). Based on a common-emitter (CE) configuration of HBT with stacked common-gate (CG) configuration of HEMTs or stacked common-base (CB) configuration of HBT as the third-stacked transistor, better power performances with good PAEs can be achieved as compared with the CE or common-source (CS) amplifier due to high output stacking impedance. The bandwidth with HEMT/CG configuration as the third-stacked transistor is investigated. The proposed stacked PAs demonstrate a maximum output powers of 31.7 dBm, a compact chip size of within 1.6 × 1 mm2, and a maximum power added efficiency (PAE) of 38.3% at 5 GHz.

原文???core.languages.en_GB???
文章編號20200172
期刊IEICE Electronics Express
17
發行號13
DOIs
出版狀態已出版 - 2020

指紋

深入研究「Design and analysis of monolithic triple-stacked power amplifiers using GaAs HBT-HEMT process」主題。共同形成了獨特的指紋。

引用此