Design and analysis of a w-band divide-by-three injection-locked frequency divider using second harmonic enhancement technique

Yen Liang Yeh, Hong Yeh Chang

研究成果: 雜誌貢獻期刊論文同行評審

26 引文 斯高帕斯(Scopus)

摘要

In this paper, we present design and analysis of a W-band divide-by-three injection-locked frequency divider (ILFD) in 90 nm CMOS process. Based on the proposed topology, the locking range can be enhanced without additional dc power consumption due to the boost of the second harmonic in the ILFD, and the small input capacitance is more feasible for W-Band PLL integration. The locking range of the ILFD is investigated to obtain a theoretical model. From the analysis, the locking range is proportional to the device size of the injectors and the amplitude of the injection signal. In addition, the locking range can be enhanced with a proper gate dc bias of the injectors. The measured locking range of the proposed ILFD is from 91.4 to 93.5 GHz without varactor tuning, and the output power is higher than-15 dBm. The core dc power consumption is 1.5 mW with a supply voltage of 0.7 V.

原文???core.languages.en_GB???
文章編號6177292
頁(從 - 到)1617-1625
頁數9
期刊IEEE Transactions on Microwave Theory and Techniques
60
發行號6 PART 1
DOIs
出版狀態已出版 - 2012

指紋

深入研究「Design and analysis of a w-band divide-by-three injection-locked frequency divider using second harmonic enhancement technique」主題。共同形成了獨特的指紋。

引用此