CMOS current-mode design of an S-shape correction curve generator

K. J. Lin, H. C. Su, C. J. Cheng, J. E. Chen

研究成果: 書貢獻/報告類型會議論文篇章同行評審

摘要

A high speed and low power CMOS current-mode circuit design is proposed for generating an S-shape correction curve. We divide the correction curve into three segments to reduce the polynomial order for curve fitting. We assemble three simple current-mode circuits to construct an S-shape correction curve generator. The circuit consists of only 16 transistors and 3 current sources. The μ3dB bandwidth and the maximum power dissipation are 285 MHz and 2.97 mW, respectively. The input

原文???core.languages.en_GB???
主出版物標題ISCE 2011 - 15th IEEE International Symposium on Consumer Electronics
頁面318-322
頁數5
DOIs
出版狀態已出版 - 2011
事件15th IEEE International Symposium on Consumer Electronics, ISCE 2011 - Singapore, Singapore
持續時間: 14 6月 201117 6月 2011

出版系列

名字Proceedings of the International Symposium on Consumer Electronics, ISCE

???event.eventtypes.event.conference???

???event.eventtypes.event.conference???15th IEEE International Symposium on Consumer Electronics, ISCE 2011
國家/地區Singapore
城市Singapore
期間14/06/1117/06/11

指紋

深入研究「CMOS current-mode design of an S-shape correction curve generator」主題。共同形成了獨特的指紋。

引用此