Built-in self-repair scheme for the TSVs in 3-D ICs

Yu Jen Huang, Jin Fu Li

研究成果: 雜誌貢獻期刊論文同行評審

33 引文 斯高帕斯(Scopus)

摘要

3-D integration using through-silicon-via (TSV) has been widely acknowledged as one future integrated-circuit (IC) technology. Test and yield are two big issues for volume production of 3-D ICs. In this paper, we propose a built-in self-repair (BISR) scheme to test and repair TSVs in 3-D ICs. The BISR scheme, arranging the TSVs into arrays similar to memories, can effectively enhance the yield of TSVs in a 3-D IC such that the yield of the 3-D IC is boosted. Furthermore, a global fusing methodology is proposed to reduce the requirement of fuses. Simulation and analysis results show that the proposed BISR scheme can drastically reduce the area cost and test time in comparison with an existing TSV repair scheme for the same final yield of TSVs under repair. For a 3-D wide-IO DRAM with 512 TSVs, for example, the proposed repair scheme can achieve 32.4% area reduction and 73.4% test time reduction.

原文???core.languages.en_GB???
文章編號6303937
頁(從 - 到)1600-1613
頁數14
期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
31
發行號10
DOIs
出版狀態已出版 - 2012

指紋

深入研究「Built-in self-repair scheme for the TSVs in 3-D ICs」主題。共同形成了獨特的指紋。

引用此