摘要
For high-speed circuit testing, traditional ways are not enough in measuring the clock jitter. In these traditional ways, the external equipment is used to measure the analog clock signal. It would distort the tested clock signal and change the measure result. In order to achieve a more convenient clock jitter measurement, a Time to Digital Converter (TDC) technique is used to output an all-digital data in the proposed method. And, a Built-In-Self-Test (BIST) method is used to realize the proposed method. However, even if some usable BIST methods have been proposed, the requirements of the test time and circuit area still limited the circuit application. In order to release this requirement, a new BIST method is proposed. A continuous clock jitter measurement method is adopted to make a real-time measurement. And, with the proposed pre-delayed sample clock, no more extra delay cells are needed. The circuit area and test time can be significantly reduced. Furthermore, with an improved circuit structure, the circuit stability also can be increased and no more external jitter-free clock is needed to sample the clock jitter.
原文 | ???core.languages.en_GB??? |
---|---|
頁(從 - 到) | V577-V580 |
期刊 | Proceedings - IEEE International Symposium on Circuits and Systems |
卷 | 5 |
出版狀態 | 已出版 - 2003 |
事件 | Proceedings of the 2003 IEEE International Symposium on Circuits and Systems - Bangkok, Thailand 持續時間: 25 5月 2003 → 28 5月 2003 |