@inproceedings{e6787be5285e4413919aac8397d908c4,
title = "An Evaluation and Architecture Exploration Engine for CNN Accelerators through Extensive Dataflow Analysis",
abstract = "Systolic array is one of the popular convolutional neural network accelerator architectures due to its high computation efficiency. Nevertheless, the huge design space and complicated interactions among different design parameters make it hard to find the best configuration for various applications. To overcome this issue, this paper presents an evaluation and design space exploration engine, NNeed, for systolic-array CNN accelerators through extensive dataflow analysis. It uses a highly configurable hardware template to describe accelerator operations in detail. The rapid evaluation provides PPA results, pipeline stage analysis, external memory access statistics, and so on. NNeed explores the 9-dimensional design space and supports multiple objective functions for design optimization. Experimental results show that NNeed can generate an accelerator configuration with up to 23% and 50% improvement in performance and energy as compared with a typical handcrafted design.",
author = "Chou, {Shan Hui} and Hsiao, {Ting Yun} and Jou, {Jing Yang} and Huang, {Juinn Dar}",
note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 31st IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023 ; Conference date: 16-10-2023 Through 18-10-2023",
year = "2023",
doi = "10.1109/VLSI-SoC57769.2023.10321934",
language = "???core.languages.en_GB???",
series = "IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC",
publisher = "IEEE Computer Society",
booktitle = "2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration, VLSI-SoC 2023",
}