A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop

Ching Chi Chang; Chien Chih Lin; Muh Tian Shiue; Chorng Kuang Wang

doi:10.1109/ISCAS.2001.922247

A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop

Ching Chi Chang, Chien Chih Lin, Muh Tian Shiue, Chorng Kuang Wang

電機工程學系

研究成果: 書貢獻/報告類型 › 會議論文篇章 › 同行評審

1 引文斯高帕斯（Scopus）

摘要

This paper proposes a two-fold carrier recovery loop that possesses /spl plusmn/25000-ppm pull-in range and 7-ms acquisition time for 64-QAM blind adaptive system. The carrier recovery system contains a prior wide-band loop to acquire a coarse carrier frequency and a posterior narrow-band loop to achieve -82 dBc jitter suppression. It can be applied to a 4.035-MHz low-IF cable modem system with the /spl plusmn/100-kHz frequency offset tolerance requirement. The two-fold carrier recovery loop operates in consecutive three stages, which are Costas carrier phase estimation, DDML carrier phase estimation, and DD-MMSE carrier phase estimation. The proposed architecture is hardware efficient since the three-staged operation shares most of the circuit functions.

原文	???core.languages.en_GB???
主出版物標題	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
頁面	358-361
頁數	4
DOIs	https://doi.org/10.1109/ISCAS.2001.922247
出版狀態	已出版 - 2001
事件	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia 持續時間: 6 5月 2001 → 9 5月 2001

出版系列

名字	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
卷	4

???event.eventtypes.event.conference???

???event.eventtypes.event.conference???	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
國家/地區	Australia
城市	Sydney, NSW
期間	6/05/01 → 9/05/01

存取文件

10.1109/ISCAS.2001.922247

引用此

Chang, C. C., Lin, C. C., Shiue, M. T., & Wang, C. K. (2001). A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop. 於 ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (頁 358-361). 文章 922247 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; 卷 4). https://doi.org/10.1109/ISCAS.2001.922247

@inproceedings{ffa128522e664a3594a8e13fb6e3fc94,

title = "A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop",

abstract = "This paper proposes a two-fold carrier recovery loop that possesses /spl plusmn/25000-ppm pull-in range and 7-ms acquisition time for 64-QAM blind adaptive system. The carrier recovery system contains a prior wide-band loop to acquire a coarse carrier frequency and a posterior narrow-band loop to achieve -82 dBc jitter suppression. It can be applied to a 4.035-MHz low-IF cable modem system with the /spl plusmn/100-kHz frequency offset tolerance requirement. The two-fold carrier recovery loop operates in consecutive three stages, which are Costas carrier phase estimation, DDML carrier phase estimation, and DD-MMSE carrier phase estimation. The proposed architecture is hardware efficient since the three-staged operation shares most of the circuit functions.",

author = "Chang, {Ching Chi} and Lin, {Chien Chih} and Shiue, {Muh Tian} and Wang, {Chorng Kuang}",

year = "2001",

doi = "10.1109/ISCAS.2001.922247",

language = "???core.languages.en_GB???",

isbn = "0780366859",

series = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

pages = "358--361",

booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

note = "2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 ; Conference date: 06-05-2001 Through 09-05-2001",

}

Chang, CC, Lin, CC, Shiue, MT & Wang, CK 2001, A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop. 於 ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings., 922247, ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, 卷 4, 頁 358-361, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 6/05/01. https://doi.org/10.1109/ISCAS.2001.922247

A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop. / Chang, Ching Chi; Lin, Chien Chih; Shiue, Muh Tian 等.
ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 358-361 922247 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; 卷 4).

研究成果: 書貢獻/報告類型 › 會議論文篇章 › 同行評審

TY - GEN

T1 - A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop

AU - Chang, Ching Chi

AU - Lin, Chien Chih

AU - Shiue, Muh Tian

AU - Wang, Chorng Kuang

PY - 2001

Y1 - 2001

N2 - This paper proposes a two-fold carrier recovery loop that possesses /spl plusmn/25000-ppm pull-in range and 7-ms acquisition time for 64-QAM blind adaptive system. The carrier recovery system contains a prior wide-band loop to acquire a coarse carrier frequency and a posterior narrow-band loop to achieve -82 dBc jitter suppression. It can be applied to a 4.035-MHz low-IF cable modem system with the /spl plusmn/100-kHz frequency offset tolerance requirement. The two-fold carrier recovery loop operates in consecutive three stages, which are Costas carrier phase estimation, DDML carrier phase estimation, and DD-MMSE carrier phase estimation. The proposed architecture is hardware efficient since the three-staged operation shares most of the circuit functions.

AB - This paper proposes a two-fold carrier recovery loop that possesses /spl plusmn/25000-ppm pull-in range and 7-ms acquisition time for 64-QAM blind adaptive system. The carrier recovery system contains a prior wide-band loop to acquire a coarse carrier frequency and a posterior narrow-band loop to achieve -82 dBc jitter suppression. It can be applied to a 4.035-MHz low-IF cable modem system with the /spl plusmn/100-kHz frequency offset tolerance requirement. The two-fold carrier recovery loop operates in consecutive three stages, which are Costas carrier phase estimation, DDML carrier phase estimation, and DD-MMSE carrier phase estimation. The proposed architecture is hardware efficient since the three-staged operation shares most of the circuit functions.

UR - http://www.scopus.com/inward/record.url?scp=14544282199&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.922247

DO - 10.1109/ISCAS.2001.922247

M3 - 會議論文篇章

AN - SCOPUS:14544282199

SN - 0780366859

SN - 9780780366855

T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

SP - 358

EP - 361

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

T2 - 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001

Y2 - 6 May 2001 through 9 May 2001

ER -

Chang CC, Lin CC, Shiue MT, Wang CK. A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop. 於 ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. 2001. p. 358-361. 922247. (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings). doi: 10.1109/ISCAS.2001.922247

A wide pull-in range fast acquisition hardware-sharing two-fold carrier recovery loop

摘要

出版系列

???event.eventtypes.event.conference???

存取文件

指紋

引用此