A novel power-on reset circuit without capacitor

Kuo Hsing Cheng, Yu Lung Lo, Wei Bin Yang

研究成果: 書貢獻/報告類型篇章同行評審

摘要

The power-on reset (FOR) circuit relates to the enhancement of an initializing circuit which decides the operating state of this internal circuit to be predetermined initial state uniquely, in order to prevent the malfunctioning of internal circuit of a semiconductor integrated circuit to a power-up period. In this paper, a novel power-on reset circuit is proposed. The experimental results show that the proposed circuit can generate a pulse correctly without a capacitance load even the rise time of power supply voltage is large and provides robust power supply voltage glitch immunity. Further, the delay generation portion is different from the conventional resistor-capacitor (RC) delay circuit and therefore reduces the area of the circuit.

原文???core.languages.en_GB???
主出版物標題Recent Advances in Circuits, Systems and Signal Processing
發行者World Scientific and Engineering Academy and Society
頁面104-106
頁數3
ISBN(列印)9608052645
出版狀態已出版 - 2002

指紋

深入研究「A novel power-on reset circuit without capacitor」主題。共同形成了獨特的指紋。

引用此