A low power all digital IF-discriminator design

Kuo Hsing Cheng; Ta Wei Liu; Yung Hsiang Lin; Jiann Chyi Rau

A low power all digital IF-discriminator design

Kuo Hsing Cheng, Ta Wei Liu, Yung Hsiang Lin, Jiann Chyi Rau

電機工程學系

研究成果: 書貢獻/報告類型 › 篇章 › 同行評審

摘要

In this paper, a low power digital intermediate frequency (IF)-discriminator is proposed. A lower frequency reference clock 10kHz is used as the reference frequency in this new IF-discriminator circuit. This new structure utilizes a 4-bit residual-code counter and register to distinguish the difference of input signal frequency. HSPICE simulation result shows that the tolerance margin of the new IF-discriminator for frequency variation is improved effectively.

原文	???core.languages.en_GB???
主出版物標題	Recent Advances in Circuits, Systems and Signal Processing
發行者	World Scientific and Engineering Academy and Society
頁面	111-113
頁數	3
ISBN（列印）	9608052645
出版狀態	已出版 - 2002

引用此

@inbook{91d800412ce641fea2fa83230fec3cd6,

title = "A low power all digital IF-discriminator design",

abstract = "In this paper, a low power digital intermediate frequency (IF)-discriminator is proposed. A lower frequency reference clock 10kHz is used as the reference frequency in this new IF-discriminator circuit. This new structure utilizes a 4-bit residual-code counter and register to distinguish the difference of input signal frequency. HSPICE simulation result shows that the tolerance margin of the new IF-discriminator for frequency variation is improved effectively.",

keywords = "Frequency-discriminator, Intermediate frequency discriminator, Low power IF-discriminator",

author = "Cheng, {Kuo Hsing} and Liu, {Ta Wei} and Lin, {Yung Hsiang} and Rau, {Jiann Chyi}",

year = "2002",

language = "???core.languages.en_GB???",

isbn = "9608052645",

pages = "111--113",

booktitle = "Recent Advances in Circuits, Systems and Signal Processing",

publisher = "World Scientific and Engineering Academy and Society",

}

TY - CHAP

T1 - A low power all digital IF-discriminator design

AU - Cheng, Kuo Hsing

AU - Liu, Ta Wei

AU - Lin, Yung Hsiang

AU - Rau, Jiann Chyi

PY - 2002

Y1 - 2002

N2 - In this paper, a low power digital intermediate frequency (IF)-discriminator is proposed. A lower frequency reference clock 10kHz is used as the reference frequency in this new IF-discriminator circuit. This new structure utilizes a 4-bit residual-code counter and register to distinguish the difference of input signal frequency. HSPICE simulation result shows that the tolerance margin of the new IF-discriminator for frequency variation is improved effectively.

AB - In this paper, a low power digital intermediate frequency (IF)-discriminator is proposed. A lower frequency reference clock 10kHz is used as the reference frequency in this new IF-discriminator circuit. This new structure utilizes a 4-bit residual-code counter and register to distinguish the difference of input signal frequency. HSPICE simulation result shows that the tolerance margin of the new IF-discriminator for frequency variation is improved effectively.

KW - Frequency-discriminator

KW - Intermediate frequency discriminator

KW - Low power IF-discriminator

UR - http://www.scopus.com/inward/record.url?scp=4944236837&partnerID=8YFLogxK

M3 - 篇章

AN - SCOPUS:4944236837

SN - 9608052645

SP - 111

EP - 113

BT - Recent Advances in Circuits, Systems and Signal Processing

PB - World Scientific and Engineering Academy and Society

ER -

A low power all digital IF-discriminator design

摘要

指紋

引用此