A low phase noise 52-GHz push-push VCO in 0.18-μm bulk CMOS technologies

Yi Hsien Cho, Ming Da Tsai, Hong Yeh Chang, Chia Chi Chang, Huei Wang

研究成果: 雜誌貢獻會議論文同行評審

28 引文 斯高帕斯(Scopus)

摘要

A V-Band fully integrated complementary push-push VCO is first presented in 0.18-μm bulk CMOS technologies. Thin-film microstrip (TFMS) lines are utilized in the circuit to reduce the conductive substrate effect In order to lower the phase noise, complementary cross-coupled pairs are used to generate negative conductance. The measured phase noise at 1-MHz offset is about -97 dBc/Hz at 52.6 GHz and is -104 dBc/Hz at 26.3 GHz. To the author's best knowledge, this complementary CMOS VCO achieves the lowest phase noise in comparison with other VCOs using standard bulk CMOS processes in V-Band.

原文???core.languages.en_GB???
文章編號RMO2B-4
頁(從 - 到)131-134
頁數4
期刊Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
出版狀態已出版 - 2005
事件2005 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium - Digest of Papers - Long Beach, CA, United States
持續時間: 12 6月 200514 6月 2005

指紋

深入研究「A low phase noise 52-GHz push-push VCO in 0.18-μm bulk CMOS technologies」主題。共同形成了獨特的指紋。

引用此