A low loss high isolation DC-60 GHz SPDT traveling-wave switch with a body bias technique in 90 nm CMOS process

Hong Yeh Chang, Ching Yan Chan

研究成果: 雜誌貢獻期刊論文同行評審

47 引文 斯高帕斯(Scopus)

摘要

In this letter, a low loss high isolation broadband single-port double-throw (SPDT) traveling-wave switch using 90 nm CMOS technology is presented. A body bias technique is utilized to enhance the circuit performance of the switch, especially for the operation frequency above 30 GHz. The parasitic capacitance between the drain and source of the NMOS transistor can be further reduced using the negative body bias technique. Moreover, the insertion loss, the input 1 dB compression point (P 1 dB), and the third-order intermodulation (IMD3) of the switch are all improved. With the technique, the switch demonstrates an insertion loss of 3 dB and an isolation of better than 48 dB from dc to 60 GHz. The chip size of the proposed switch is 0.68 × 0.87 mm2 with a core area of only 0.32 × 0.21 mm2.

原文???core.languages.en_GB???
文章編號5392985
頁(從 - 到)82-84
頁數3
期刊IEEE Microwave and Wireless Components Letters
20
發行號2
DOIs
出版狀態已出版 - 2月 2010

指紋

深入研究「A low loss high isolation DC-60 GHz SPDT traveling-wave switch with a body bias technique in 90 nm CMOS process」主題。共同形成了獨特的指紋。

引用此