A logical fault model for library coherence checking

Shing W.U. Tung, Jing Yang Jou

研究成果: 雜誌貢獻期刊論文同行評審

7 引文 斯高帕斯(Scopus)

摘要

A library is the basis of modularized design flow. Most operations of CAD tools are based on cell definitions in a library. In this paper, we first give a definition of a library and describe the complexity of library verification. A unified automatic test pattern generation and verification environment is then proposed. The amount of library data coherence checking is reduced to functional simulation on different views of the cells. In order to reduce the number of test vectors and the amount of simulation lime, a Port Order Fault (POF) model is proposed. Using the POF model and the sensitized path approach [1] to generate test vectors, the proposed approach could effectively reduce the complexity of the functional test vectors from O(2″) to O(n) for cells with n inputs. Using the POF model, the test sequence can also detect timing inconsistency under the verification environment .

原文???core.languages.en_GB???
頁(從 - 到)567-586
頁數20
期刊Journal of Information Science and Engineering
14
發行號3
出版狀態已出版 - 9月 1998

指紋

深入研究「A logical fault model for library coherence checking」主題。共同形成了獨特的指紋。

引用此