A design-for-verification technique for functional pattern reduction

Chien Nan Jimmy Liu; I. Ling Chen; Jing Yang Jou

doi:10.1109/MDT.2003.1188262

A design-for-verification technique for functional pattern reduction

Chien Nan Jimmy Liu, I. Ling Chen, Jing Yang Jou

電機工程學系

研究成果: 雜誌貢獻 › 期刊論文 › 同行評審

3 引文斯高帕斯（Scopus）

摘要

A design-for-verification (DFV) technique for functional pattern reduction was discussed. It was suggested that applying similar ideas to functional verification could enable an increase in simulation coverage and reduce verification time by the insertion of some DFV points into hardware description level (HDL) designs. The results showed that the number of hard-to-control (HTC) register nodes and the number of selected nodes were not always the same.

原文	???core.languages.en_GB???
頁（從 - 到）	48-55
頁數	8
期刊	IEEE Design and Test of Computers
卷	20
發行號	2
DOIs	https://doi.org/10.1109/MDT.2003.1188262
出版狀態	已出版 - 3月 2003

存取文件

10.1109/MDT.2003.1188262

引用此

@article{e7c0a79779e64285922ae14a6e0d0c0a,

title = "A design-for-verification technique for functional pattern reduction",

abstract = "A design-for-verification (DFV) technique for functional pattern reduction was discussed. It was suggested that applying similar ideas to functional verification could enable an increase in simulation coverage and reduce verification time by the insertion of some DFV points into hardware description level (HDL) designs. The results showed that the number of hard-to-control (HTC) register nodes and the number of selected nodes were not always the same.",

author = "Liu, {Chien Nan Jimmy} and Chen, {I. Ling} and Jou, {Jing Yang}",

note = "Funding Information: Partial support for this work by the R.O.C. National Science Council under grant NSC89-2218-E-009-060 is greatly appreciated.",

year = "2003",

month = mar,

doi = "10.1109/MDT.2003.1188262",

language = "???core.languages.en_GB???",

volume = "20",

pages = "48--55",

journal = "IEEE Design and Test of Computers",

issn = "0740-7475",

number = "2",

}

TY - JOUR

T1 - A design-for-verification technique for functional pattern reduction

AU - Liu, Chien Nan Jimmy

AU - Chen, I. Ling

AU - Jou, Jing Yang

N1 - Funding Information: Partial support for this work by the R.O.C. National Science Council under grant NSC89-2218-E-009-060 is greatly appreciated.

PY - 2003/3

Y1 - 2003/3

N2 - A design-for-verification (DFV) technique for functional pattern reduction was discussed. It was suggested that applying similar ideas to functional verification could enable an increase in simulation coverage and reduce verification time by the insertion of some DFV points into hardware description level (HDL) designs. The results showed that the number of hard-to-control (HTC) register nodes and the number of selected nodes were not always the same.

AB - A design-for-verification (DFV) technique for functional pattern reduction was discussed. It was suggested that applying similar ideas to functional verification could enable an increase in simulation coverage and reduce verification time by the insertion of some DFV points into hardware description level (HDL) designs. The results showed that the number of hard-to-control (HTC) register nodes and the number of selected nodes were not always the same.

UR - http://www.scopus.com/inward/record.url?scp=0037341331&partnerID=8YFLogxK

U2 - 10.1109/MDT.2003.1188262

DO - 10.1109/MDT.2003.1188262

M3 - 期刊論文

AN - SCOPUS:0037341331

SN - 0740-7475

VL - 20

SP - 48

EP - 55

JO - IEEE Design and Test of Computers

JF - IEEE Design and Test of Computers

IS - 2

ER -

A design-for-verification technique for functional pattern reduction

摘要

存取文件

指紋

引用此