A compiled-code parallel pattern logic simulator with inertial delay model

Kuo Chan Huang, Chung Len Lee, Jwu E. Chen

研究成果: 雜誌貢獻期刊論文同行評審


This paper presents a parallel pattern compiled code logic simulator which can handle the transport delay as well as the inertial delay of the logic gate, it uses Potential-Change Frame, incorporating inertial functions, to execute event-canceling operation of gates, thus eliminating the conventional time wheel mechanism. As a result, it can adopt the parallel pattern strategy to increase the simulation speed. Furthermore, it is a compiled code simulator, which further improves its performance. Experimental results show that it significantly surpasses the conventional time wheel event-driven simulator in terms of simulation speed. In addition, it is also found that a significant percentage (27%) of hazards can be eliminated when the effect of the inertial delay is considered in the simulation.

頁(從 - 到)885-897
期刊Journal of Information Science and Engineering
出版狀態已出版 - 11月 1999


深入研究「A compiled-code parallel pattern logic simulator with inertial delay model」主題。共同形成了獨特的指紋。