摘要
An 8 to 30 GHz broadband high efficiency, high output power frequency doubler using 0.5 μm AlGaAs/InGaAs enhancement-mode pseudomorphic high electronic mobility transistor process is presented in this paper. A common-gate/common-source field effect transistor pair is employed in the balanced doubler. With an input power of 8 dBm, this work features a conversion gain of better than -4 dB with a fundamental rejection of better than 13 dB over the operation bandwidth. The output 1 dB compression point (P1 dB) and the saturation output power (Psat) are higher than 7.3 and 10 dBm, respectively. This work presents the highest figure-of-merit (FOM) of 25.14 as compared to other previously reported broadband doublers.
| 原文 | ???core.languages.en_GB??? |
|---|---|
| 文章編號 | 5427078 |
| 頁(從 - 到) | 226-228 |
| 頁數 | 3 |
| 期刊 | IEEE Microwave and Wireless Components Letters |
| 卷 | 20 |
| 發行號 | 4 |
| DOIs | |
| 出版狀態 | 已出版 - 4月 2010 |
指紋
深入研究「A broadband high efficiency high output power frequency doubler」主題。共同形成了獨特的指紋。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver