A 63GHz VCO using a standard 0.25μm CMOS process

Ren Chieh Liu, Hong Yeh Chang, Chi Hsueh Wang, Huei Wang

研究成果: 雜誌貢獻會議論文同行評審

79 引文 斯高帕斯(Scopus)

摘要

A 63GHz VCO using a 0.25μm 1P6M CMOS is presented. It achieves an output power of -4dBm without any output amplifier. This VCO is tunable over a 2.5GHz range and its phase noise is -85 dBc/Hz at 1MHz offset. The IC covers an area of 0.315mm 2 and consumes 118 mW maximum.

原文???core.languages.en_GB???
頁(從 - 到)446-447+433
期刊Digest of Technical Papers - IEEE International Solid-State Circuits Conference
47
出版狀態已出版 - 2004
事件Digest of Technical Papers - 2004 IEEE International Solid-State Circuits Conference - San Francisco, CA., United States
持續時間: 15 2月 200319 2月 2003

指紋

深入研究「A 63GHz VCO using a standard 0.25μm CMOS process」主題。共同形成了獨特的指紋。

引用此