A 63GHz VCO using a standard 0.25μm CMOS process

Ren Chieh Liu; Hong Yeh Chang; Chi Hsueh Wang; Huei Wang

A 63GHz VCO using a standard 0.25μm CMOS process

Ren Chieh Liu, Hong Yeh Chang, Chi Hsueh Wang, Huei Wang

電機工程學系

研究成果: 雜誌貢獻 › 會議論文 › 同行評審

80 引文斯高帕斯（Scopus）

摘要

A 63GHz VCO using a 0.25μm 1P6M CMOS is presented. It achieves an output power of -4dBm without any output amplifier. This VCO is tunable over a 2.5GHz range and its phase noise is -85 dBc/Hz at 1MHz offset. The IC covers an area of 0.315mm ² and consumes 118 mW maximum.

原文	???core.languages.en_GB???
頁（從 - 到）	446-447+433
期刊	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
卷	47
出版狀態	已出版 - 2004
事件	Digest of Technical Papers - 2004 IEEE International Solid-State Circuits Conference - San Francisco, CA., United States 持續時間: 15 2月 2003 → 19 2月 2003

引用此

@article{78ae926b9553435a90f2d32e09edaef6,

title = "A 63GHz VCO using a standard 0.25μm CMOS process",

abstract = "A 63GHz VCO using a 0.25μm 1P6M CMOS is presented. It achieves an output power of -4dBm without any output amplifier. This VCO is tunable over a 2.5GHz range and its phase noise is -85 dBc/Hz at 1MHz offset. The IC covers an area of 0.315mm 2 and consumes 118 mW maximum.",

author = "Liu, {Ren Chieh} and Chang, {Hong Yeh} and Wang, {Chi Hsueh} and Huei Wang",

year = "2004",

language = "???core.languages.en_GB???",

volume = "47",

pages = "446--447+433",

journal = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

issn = "0193-6530",

note = "Digest of Technical Papers - 2004 IEEE International Solid-State Circuits Conference ; Conference date: 15-02-2003 Through 19-02-2003",

}

TY - JOUR

T1 - A 63GHz VCO using a standard 0.25μm CMOS process

AU - Liu, Ren Chieh

AU - Chang, Hong Yeh

AU - Wang, Chi Hsueh

AU - Wang, Huei

PY - 2004

Y1 - 2004

N2 - A 63GHz VCO using a 0.25μm 1P6M CMOS is presented. It achieves an output power of -4dBm without any output amplifier. This VCO is tunable over a 2.5GHz range and its phase noise is -85 dBc/Hz at 1MHz offset. The IC covers an area of 0.315mm 2 and consumes 118 mW maximum.

AB - A 63GHz VCO using a 0.25μm 1P6M CMOS is presented. It achieves an output power of -4dBm without any output amplifier. This VCO is tunable over a 2.5GHz range and its phase noise is -85 dBc/Hz at 1MHz offset. The IC covers an area of 0.315mm 2 and consumes 118 mW maximum.

UR - http://www.scopus.com/inward/record.url?scp=2442651898&partnerID=8YFLogxK

M3 - 會議論文

AN - SCOPUS:2442651898

SN - 0193-6530

VL - 47

SP - 446-447+433

JO - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

JF - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

T2 - Digest of Technical Papers - 2004 IEEE International Solid-State Circuits Conference

Y2 - 15 February 2003 through 19 February 2003

ER -

A 63GHz VCO using a standard 0.25μm CMOS process

摘要

指紋

引用此