A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications

Kuo Hsing Cheng, Yu Chang Tsai, Yen Hsueh Wu, Ying Fu Lin

研究成果: 雜誌貢獻期刊論文同行評審

33 引文 斯高帕斯(Scopus)

摘要

This brief presents a 5-Gb/s adaptive equalizer that compensates for the PCI Express channel loss of 14 dB at 2.5 GHz. This equalizing filter uses low-voltage zero generators (LVZGs) to generate high-frequency gain boosting without inductors. The spectrum-balancing technique eliminates the need for a slicer. The power detector combines current steering techniques and a preamplifier circuit to enhance the voltage swing. This design consumes 17.6 mW (excluding the output buffers) at a 1.6-V supply voltage with an output swing of 560 mV (p-p). The area occupied is 0.1 mm2 (including output buffers), and the output peak-to-peak jitter is 0.28 UI. The equalizer achieves high-frequency compensation, small area, and low power consumption.

原文???core.languages.en_GB???
文章編號5462962
頁(從 - 到)324-328
頁數5
期刊IEEE Transactions on Circuits and Systems II: Express Briefs
57
發行號5
DOIs
出版狀態已出版 - 5月 2010

指紋

深入研究「A 5-Gb/s inductorless CMOS adaptive equalizer for PCI express generation II applications」主題。共同形成了獨特的指紋。

引用此