VLSI implementation of visual block pattern truncation coding

Yuan Chen Liu; Tsung Han Tsai; Po Cheng Wu; Liang Gee Chen

VLSI implementation of visual block pattern truncation coding

Yuan Chen Liu, Tsung Han Tsai, Po Cheng Wu, Liang Gee Chen

Department of Electrical Engineering

Research output: Contribution to journal › Conference article › peer-review

Abstract

The paper proposes a pipelined architecture of visual block pattern truncation coding algorithm to minimize mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for the moving pictures.

Original language	English
Pages (from-to)	36-37
Number of pages	2
Journal	Digest of Technical Papers - IEEE International Conference on Consumer Electronics
State	Published - 1998
Event	Proceedings of the 1998 17th Conference on Consumer Electronics - Los Angeles, CA, USA Duration: 2 Jun 1998 → 4 Jun 1998

Cite this

@article{b29e69b4324247e796b54a0f9f71250f,

title = "VLSI implementation of visual block pattern truncation coding",

abstract = "The paper proposes a pipelined architecture of visual block pattern truncation coding algorithm to minimize mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for the moving pictures.",

author = "Liu, {Yuan Chen} and Tsai, {Tsung Han} and Wu, {Po Cheng} and Chen, {Liang Gee}",

year = "1998",

language = "???core.languages.en_GB???",

pages = "36--37",

journal = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",

issn = "0747-668X",

note = "Proceedings of the 1998 17th Conference on Consumer Electronics ; Conference date: 02-06-1998 Through 04-06-1998",

}

TY - JOUR

T1 - VLSI implementation of visual block pattern truncation coding

AU - Liu, Yuan Chen

AU - Tsai, Tsung Han

AU - Wu, Po Cheng

AU - Chen, Liang Gee

PY - 1998

Y1 - 1998

N2 - The paper proposes a pipelined architecture of visual block pattern truncation coding algorithm to minimize mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for the moving pictures.

AB - The paper proposes a pipelined architecture of visual block pattern truncation coding algorithm to minimize mean square error. Using this chip, the VBPTC based system can be applied to real-time encoding for the moving pictures.

UR - http://www.scopus.com/inward/record.url?scp=0031625591&partnerID=8YFLogxK

M3 - 會議論文

AN - SCOPUS:0031625591

SN - 0747-668X

SP - 36

EP - 37

JO - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

JF - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

T2 - Proceedings of the 1998 17th Conference on Consumer Electronics

Y2 - 2 June 1998 through 4 June 1998

ER -

VLSI implementation of visual block pattern truncation coding

Abstract

Fingerprint

Cite this