Verification tool for systolic array design

Fuyau Lin, Timothy Shih, Nam Ling

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review


The axiomatization of STA (systolic temporal arithmetic) defines rules for the systolic array in the language of the predicate calculus. The STA formalism is briefly reviewed and an automated verifier is constructed using Prolog. The verification tool is developed to produce a sound and efficient verification process and provide short-cuts to justify systolic array designs. The STA specifications and the corresponding Prolog programs can be written using an almost identical notation.

Original languageEnglish
Title of host publicationThird Int Conf Tools Artif Intell
PublisherPubl by IEEE
Number of pages5
ISBN (Print)0818623004
StatePublished - 1992
EventThird International Conference on Tools for Artificial Intelligence - San Jose, CA, USA
Duration: 5 Nov 19918 Nov 1991

Publication series

NameThird Int Conf Tools Artif Intell


ConferenceThird International Conference on Tools for Artificial Intelligence
CitySan Jose, CA, USA


Dive into the research topics of 'Verification tool for systolic array design'. Together they form a unique fingerprint.

Cite this