Testing crosstalk faults of data and address buses in embedded RAMs

Jiunn Der Yu; Jin Fu Li; Tsu Wei Tseng

doi:10.1109/VDAT.2007.373218

Testing crosstalk faults of data and address buses in embedded RAMs

Jiunn Der Yu, Jin Fu Li, Tsu Wei Tseng

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

Random access memories (RAMs) have many long parallel wires which incur a greater probability for excessive crosstalk coupling effect. This paper presents a test algorithm for detecting crosstalk faults of address and data buses in RAMs. The test algorithm requires 12n+2m+2 Read/Write operations to cover 100% crosstalk faults for a RAM with m-bit addresses, n-bit data inputs/outputs. A BIST supporting March-CW and the proposed test is also implemented. Experimental results show that the area cost of the BIST is only about 3.1% for an 8K× 16-bit RAM based on TSMC 0.18μm standard cell library.

Original language	English
Title of host publication	2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs	https://doi.org/10.1109/VDAT.2007.373218
State	Published - 2007
Event	2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu, Taiwan Duration: 25 Apr 2007 → 27 Apr 2007

Publication series

Name	2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Conference

Conference	2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
Country/Territory	Taiwan
City	Hsinchu
Period	25/04/07 → 27/04/07

Access to Document

10.1109/VDAT.2007.373218

Cite this

Yu, J. D., Li, J. F., & Tseng, T. W. (2007). Testing crosstalk faults of data and address buses in embedded RAMs. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers Article 4239410 (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). https://doi.org/10.1109/VDAT.2007.373218

@inproceedings{525f40566d0e49bbae05aab914e0d696,

title = "Testing crosstalk faults of data and address buses in embedded RAMs",

abstract = "Random access memories (RAMs) have many long parallel wires which incur a greater probability for excessive crosstalk coupling effect. This paper presents a test algorithm for detecting crosstalk faults of address and data buses in RAMs. The test algorithm requires 12n+2m+2 Read/Write operations to cover 100% crosstalk faults for a RAM with m-bit addresses, n-bit data inputs/outputs. A BIST supporting March-CW and the proposed test is also implemented. Experimental results show that the area cost of the BIST is only about 3.1% for an 8K× 16-bit RAM based on TSMC 0.18μm standard cell library.",

author = "Yu, {Jiunn Der} and Li, {Jin Fu} and Tseng, {Tsu Wei}",

year = "2007",

doi = "10.1109/VDAT.2007.373218",

language = "???core.languages.en_GB???",

isbn = "1424405831",

series = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",

booktitle = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers",

note = "2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 ; Conference date: 25-04-2007 Through 27-04-2007",

}

Yu, JD, Li, JF & Tseng, TW 2007, Testing crosstalk faults of data and address buses in embedded RAMs. in 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers., 4239410, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007, Hsinchu, Taiwan, 25/04/07. https://doi.org/10.1109/VDAT.2007.373218

Testing crosstalk faults of data and address buses in embedded RAMs. / Yu, Jiunn Der; Li, Jin Fu; Tseng, Tsu Wei.
2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239410 (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Testing crosstalk faults of data and address buses in embedded RAMs

AU - Yu, Jiunn Der

AU - Li, Jin Fu

AU - Tseng, Tsu Wei

PY - 2007

Y1 - 2007

N2 - Random access memories (RAMs) have many long parallel wires which incur a greater probability for excessive crosstalk coupling effect. This paper presents a test algorithm for detecting crosstalk faults of address and data buses in RAMs. The test algorithm requires 12n+2m+2 Read/Write operations to cover 100% crosstalk faults for a RAM with m-bit addresses, n-bit data inputs/outputs. A BIST supporting March-CW and the proposed test is also implemented. Experimental results show that the area cost of the BIST is only about 3.1% for an 8K× 16-bit RAM based on TSMC 0.18μm standard cell library.

AB - Random access memories (RAMs) have many long parallel wires which incur a greater probability for excessive crosstalk coupling effect. This paper presents a test algorithm for detecting crosstalk faults of address and data buses in RAMs. The test algorithm requires 12n+2m+2 Read/Write operations to cover 100% crosstalk faults for a RAM with m-bit addresses, n-bit data inputs/outputs. A BIST supporting March-CW and the proposed test is also implemented. Experimental results show that the area cost of the BIST is only about 3.1% for an 8K× 16-bit RAM based on TSMC 0.18μm standard cell library.

UR - http://www.scopus.com/inward/record.url?scp=34648813269&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2007.373218

DO - 10.1109/VDAT.2007.373218

M3 - 會議論文篇章

AN - SCOPUS:34648813269

SN - 1424405831

SN - 9781424405831

T3 - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

BT - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

T2 - 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007

Y2 - 25 April 2007 through 27 April 2007

ER -

Yu JD, Li JF, Tseng TW. Testing crosstalk faults of data and address buses in embedded RAMs. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 2007. 4239410. (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). doi: 10.1109/VDAT.2007.373218

Testing crosstalk faults of data and address buses in embedded RAMs

Abstract

Publication series

Conference

Access to Document

Fingerprint

Cite this