Test generation of analog switched-current circuits

Mill Jer Wang, Yen Shung Chang, Jwu E. Chen, Yung Yuan Chen, Shaw Cherng Shyu

Research output: Contribution to journalConference articlepeer-review

5 Scopus citations


While an integrated circuit is fabricated and tested, errors may be introduced during manufacturing and testing processes. An IC development flow driven by yield improvement, which includes two stages of testing evaluations, called engineering and production runs, for test error classification and cancellation, is proposed in this paper. Six error-syndromes including mask, process, scrape, probe-card, probe-pin, and test-specification errors are classified by wafer map analysis. Test Errors can be canceled by either re-testing or re-adjusting the test-specification derived from designer/application-engineer and test engineer. An ASIC CMOS chip is used to validate the proposed testing process and the yield of this product is improved up to 16% in production line.

Original languageEnglish
Pages (from-to)276-281
Number of pages6
JournalProceedings of the Asian Test Symposium
StatePublished - 1996
EventProceedings of the 1996 5th Asian Test Symposium, ATS'96 - Hsinchu, Taiwan
Duration: 20 Nov 199622 Nov 1996


Dive into the research topics of 'Test generation of analog switched-current circuits'. Together they form a unique fingerprint.

Cite this