System implementation of I-phone hardware by using low bit rate speech coding

Ruei Xi Chen, Mei Juan Chen, Liang Gee Chen, Tsung Han Tsai

Research output: Contribution to conferencePaperpeer-review

Abstract

This paper presents a system implementation for Internet-phone communication with real-time speech coding schemes. A low-cost speech processing coprocessor is embedded. A CPLD device is used to implement the interface between the host processor and the coprocessor via conventional parallel port. At the headphone interface, there are a 16-bits PCM CODEC and an audio amplifier with acoustic echo cancellation features employed. The system consists of a mixed implementation of software and hardware. The experimental coding rate is 8.5 kbps. In such rate, a 14.4 kbps or higher speed modem can conform to offer full-duplex speech for the applications such as digital simultaneous voice data (DSVD).

Original languageEnglish
Pages489-499
Number of pages11
StatePublished - 1997
EventProceedings of the 1997 IEEE Workshop on Signal Processing Systems, SiPS 97: Design and Implementation - Leicester, UK
Duration: 3 Nov 19975 Nov 1997

Conference

ConferenceProceedings of the 1997 IEEE Workshop on Signal Processing Systems, SiPS 97: Design and Implementation
CityLeicester, UK
Period3/11/975/11/97

Fingerprint

Dive into the research topics of 'System implementation of I-phone hardware by using low bit rate speech coding'. Together they form a unique fingerprint.

Cite this