Sensitisable-path-oriented clustered voltage scaling technique for low power

J. Y. Jou, D. S. Chou

Research output: Contribution to journalArticlepeer-review

6 Scopus citations


Because the average power consumption of CMOS digital circuits is proportional to the square of the supplied voltage, a clustered voltage scaling (CVS) technique has previously been proposed to reduce power without sacrificing the circuit performance. In this paper the authors propose a path-oriented CVS algorithm, which can take the false paths into account. Extensive experiments are conducted on ISCAS85 benchmark circuits. These experiments show that many more gates can be voltage scaled down in comparison with the original CVS technique. An additional 22% power reduction ratio over that of the original CVS technique is achieved.

Original languageEnglish
Pages (from-to)301-307
Number of pages7
JournalIEE Proceedings: Computers and Digital Techniques
Issue number4
StatePublished - 1998


  • Benchmark circuits
  • Clustered voltage scaling technique


Dive into the research topics of 'Sensitisable-path-oriented clustered voltage scaling technique for low power'. Together they form a unique fingerprint.

Cite this