Self-sampled vernier delay line for built-in clock jitter measurement

Kuo Hsing Cheng, Chan Wei Huang, Shu Yu Jiang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Fingerprint

Dive into the research topics of 'Self-sampled vernier delay line for built-in clock jitter measurement'. Together they form a unique fingerprint.

Engineering & Materials Science