RLC effects on worst-case switching pattern for on-chip buses

Inductance effects on on-chip interconnects have become more and more significant in today's high-speed digital circuits, especially on global interconnects such as signal buses. However, most existing works consider only RC effects, e.g., the worst-case switching pattern resulting from coupling capacitance, to develop their encoding schemes to reduce bus delay. In this paper, we show that the worst-case switching patterns that incur the largest bus delay are completely different while considering RC and RLC effects. The finding implies that existing encoding schemes based on RC model might not improve or even worsen the bus delay when inductance effects become dominant.