Reconfigurable Hardware Accelerator of Morphological Image Processor

Ming Yi Lin; Sheng Hsien Hsieh; Ching Han Chen

doi:10.1109/ICEIB57887.2023.10170636

Reconfigurable Hardware Accelerator of Morphological Image Processor

Ming Yi Lin, Sheng Hsien Hsieh, Ching Han Chen

Department of Computer Science and Information Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

Researchers emphasize the importance of hardware accelerators for mathematical morphology. If there are any issues, the hardware architecture may need to be redesigned. Thus, we propose a novel, reconfigurable hardware architecture with pipeline techniques for acceleration. With the order control register, there is no need to modify the architecture even if different results are expected. Furthermore, the hardware architecture caters to specific purposes instead of requiring a purpose-built hardware design.

Original language	English
Title of host publication	2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023
Editors	Teen-Hang Meen
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	348-351
Number of pages	4
ISBN (Electronic)	9798350333862
DOIs	https://doi.org/10.1109/ICEIB57887.2023.10170636
State	Published - 2023
Event	3rd IEEE International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023 - Taichung, Taiwan Duration: 14 Apr 2023 → 16 Apr 2023

Publication series

Name	2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023

Conference

Conference	3rd IEEE International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023
Country/Territory	Taiwan
City	Taichung
Period	14/04/23 → 16/04/23

Keywords

grayscale image processing
hardware accelerator
pipeline
reconfigurable

Access to Document

10.1109/ICEIB57887.2023.10170636

Cite this

Lin, M. Y., Hsieh, S. H., & Chen, C. H. (2023). Reconfigurable Hardware Accelerator of Morphological Image Processor. In T.-H. Meen (Ed.), 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023 (pp. 348-351). (2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICEIB57887.2023.10170636

Lin, Ming Yi ; Hsieh, Sheng Hsien ; Chen, Ching Han. / Reconfigurable Hardware Accelerator of Morphological Image Processor. 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023. editor / Teen-Hang Meen. Institute of Electrical and Electronics Engineers Inc., 2023. pp. 348-351 (2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023).

@inproceedings{1b314bea77d044728bae5db8f1a29e4b,

title = "Reconfigurable Hardware Accelerator of Morphological Image Processor",

abstract = "Researchers emphasize the importance of hardware accelerators for mathematical morphology. If there are any issues, the hardware architecture may need to be redesigned. Thus, we propose a novel, reconfigurable hardware architecture with pipeline techniques for acceleration. With the order control register, there is no need to modify the architecture even if different results are expected. Furthermore, the hardware architecture caters to specific purposes instead of requiring a purpose-built hardware design.",

keywords = "grayscale image processing, hardware accelerator, pipeline, reconfigurable",

author = "Lin, {Ming Yi} and Hsieh, {Sheng Hsien} and Chen, {Ching Han}",

note = "Publisher Copyright: {\textcopyright} 2023 IEEE.; 3rd IEEE International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023 ; Conference date: 14-04-2023 Through 16-04-2023",

year = "2023",

doi = "10.1109/ICEIB57887.2023.10170636",

language = "???core.languages.en_GB???",

series = "2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "348--351",

editor = "Teen-Hang Meen",

booktitle = "2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023",

}

Lin, MY, Hsieh, SH & Chen, CH 2023, Reconfigurable Hardware Accelerator of Morphological Image Processor. in T-H Meen (ed.), 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023. 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023, Institute of Electrical and Electronics Engineers Inc., pp. 348-351, 3rd IEEE International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023, Taichung, Taiwan, 14/04/23. https://doi.org/10.1109/ICEIB57887.2023.10170636

Reconfigurable Hardware Accelerator of Morphological Image Processor. / Lin, Ming Yi; Hsieh, Sheng Hsien; Chen, Ching Han.
2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023. ed. / Teen-Hang Meen. Institute of Electrical and Electronics Engineers Inc., 2023. p. 348-351 (2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Reconfigurable Hardware Accelerator of Morphological Image Processor

AU - Lin, Ming Yi

AU - Hsieh, Sheng Hsien

AU - Chen, Ching Han

PY - 2023

Y1 - 2023

N2 - Researchers emphasize the importance of hardware accelerators for mathematical morphology. If there are any issues, the hardware architecture may need to be redesigned. Thus, we propose a novel, reconfigurable hardware architecture with pipeline techniques for acceleration. With the order control register, there is no need to modify the architecture even if different results are expected. Furthermore, the hardware architecture caters to specific purposes instead of requiring a purpose-built hardware design.

AB - Researchers emphasize the importance of hardware accelerators for mathematical morphology. If there are any issues, the hardware architecture may need to be redesigned. Thus, we propose a novel, reconfigurable hardware architecture with pipeline techniques for acceleration. With the order control register, there is no need to modify the architecture even if different results are expected. Furthermore, the hardware architecture caters to specific purposes instead of requiring a purpose-built hardware design.

KW - grayscale image processing

KW - hardware accelerator

KW - pipeline

KW - reconfigurable

UR - http://www.scopus.com/inward/record.url?scp=85166372175&partnerID=8YFLogxK

U2 - 10.1109/ICEIB57887.2023.10170636

DO - 10.1109/ICEIB57887.2023.10170636

M3 - 會議論文篇章

AN - SCOPUS:85166372175

T3 - 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023

SP - 348

EP - 351

BT - 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023

A2 - Meen, Teen-Hang

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 3rd IEEE International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023

Y2 - 14 April 2023 through 16 April 2023

ER -

Lin MY, Hsieh SH, Chen CH. Reconfigurable Hardware Accelerator of Morphological Image Processor. In Meen TH, editor, 2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023. Institute of Electrical and Electronics Engineers Inc. 2023. p. 348-351. (2023 IEEE 3rd International Conference on Electronic Communications, Internet of Things and Big Data, ICEIB 2023). doi: 10.1109/ICEIB57887.2023.10170636

Reconfigurable Hardware Accelerator of Morphological Image Processor

Abstract

Publication series

Conference

Keywords

Access to Document

Fingerprint

Cite this