Pretest gap mura on TFT LCDs using the interference pattern method

Rong Seng Chang, Jang Zern Tsai, Tung Yen Li, Li Wei Ho, Ching Fu Yang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

Mura defect is a problem in Thin Film Transistor Liquid Crystal Display (TFT LCD) panels. Many inspection methods have been utilized such as comparing the gray level or contrast but these may not show the original mura characteristics or cause of the problem. In this study we propose a method to quantize mura panel defects automatically by the shape of the interference pattern. There are three advantages to using this method: (i) decrease the loss of the liquid crystal material (ii) improve the manufacturing process (iii) save manufacturing process time.

Original languageEnglish
Title of host publication2011 IEEE/SICE International Symposium on System Integration, SII 2011
Pages57-61
Number of pages5
DOIs
StatePublished - 2011
Event2011 IEEE/SICE International Symposium on System Integration, SII 2011 - Kyoto, Japan
Duration: 20 Dec 201122 Dec 2011

Publication series

Name2011 IEEE/SICE International Symposium on System Integration, SII 2011

Conference

Conference2011 IEEE/SICE International Symposium on System Integration, SII 2011
Country/TerritoryJapan
CityKyoto
Period20/12/1122/12/11

Fingerprint

Dive into the research topics of 'Pretest gap mura on TFT LCDs using the interference pattern method'. Together they form a unique fingerprint.

Cite this