My-box representation for faulty CMOS circuits

J. E. Chen, C. L. Lee, W. Z. Shen

Research output: Contribution to journalArticlepeer-review

1 Scopus citations

Abstract

A new logic element, My-box, is proposed to model the line faults (stuck-at-1 and stuck-at-0) and the transistor faults (stuck-on and stuck-open) of CMOS circuits, which consist of fully CMOS logic, pseudo nMOS logic, dynamic CMOS logic, clocked CMOS (C2MOS) logic, CMOS domino logic and NORA CMOS logic. It can also be used to model the faults and the functions of a transmission gate logic. A procedure is described to transform a transistor level CMOS circuit to a gate-level equivalent circuit which is composed of AND, OR and the My-box logic element. A fault collapsing procedure is also derived to determine the representative set of prime faults (RSPF) for the transformed gate-level circuit. By applying this procedure to ten benchmark circuits, the number of faults can be reduced to approximately 15% of the original total faults, if the ten benchmark circuits are implemented in the fully CMOS logic.

Original languageEnglish
Pages (from-to)225-232
Number of pages8
JournalIEE proceedings. Part G. Electronic circuits and systems
Volume137
Issue number3
DOIs
StatePublished - 1990

Fingerprint

Dive into the research topics of 'My-box representation for faulty CMOS circuits'. Together they form a unique fingerprint.

Cite this