Low supply voltage and multiphase all-digital crystal-less clock generator

Yo Hao Tu, Jen Chieh Liu, Kuo Hsing Cheng, Chi Yang Chang

Research output: Contribution to journalArticlepeer-review

3 Scopus citations


A multiphase all-digital crystal-less clock generator (CLCG) with an interpolating digital controlled oscillator (DCO) that achieves an operating frequency of 500 MHz with 10-phase outputs is proposed. The CLCG adopts a specific temperature coefficient of a time-to-digital convertor (TDC) to create a positive or negative temperature coefficient and compensates for the DCO frequency drift. A time amplifier (TA) can extend the timing resolution of the TDC and reduce the effects of process variations in order to tune the TA gains. The frequency compensator adopts the frequency difference between the ring oscillator and DCO to reduce the frequency drift. The frequency accuracy is 69 ppm/°C from - 20 to 80°C. The root mean square jitter and output phase noise are 3.86 ps and - 100.36 dBc/Hz at 1 MHz, respectively. The core area of the test chip is 350 × 420 μm2 in a 65-nm CMOS process. At a supply voltage of 0.6 V, the power consumption is 1.8 mW for the 5 Gb/s clocking system.

Original languageEnglish
Pages (from-to)720-725
Number of pages6
JournalIET Circuits, Devices and Systems
Issue number6
StatePublished - 1 Nov 2018


Dive into the research topics of 'Low supply voltage and multiphase all-digital crystal-less clock generator'. Together they form a unique fingerprint.

Cite this