Skip to main navigation
Skip to search
Skip to main content
National Central University Home
Help & FAQ
English
中文
Home
Scholar Profiles
Research units
Projects
Research output
Datasets
Prizes
Activities
Press/Media
Impacts
Search by expertise, name or affiliation
Low-power variable-length fast Fourier transform processor
Y. T. Lin, P. Y. Tsai, T. D. Chiueh
Department of Electrical Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
85
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Low-power variable-length fast Fourier transform processor'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Fast Fourier Transform
100%
Low Power
100%
Variable Power
100%
Supply Voltage
50%
Communication Systems
50%
Orthogonal Frequency Division multiplexing
50%
Digital Subscriber Loop
50%
Popular
25%
Power Consumption
25%
Low Power Consumption
25%
Digital Video Broadcasting-terrestrial (DVB-T)
25%
Downscaling
25%
Energy Consumption Reduction
25%
CMOS Process
25%
Chip Area
25%
Multiplexing Communication
25%
VLSI Implementation
25%
Delay Line
25%
Power Supply
25%
Power chip
25%
Ultra-high Speed
25%
Real multiplication
25%
Current Mode
25%
High-speed Digital Signal
25%
Pipelined Architecture
25%
Consumption Area
25%
Shift Register
25%
Radix-2
25%
Low Power Operation
25%
Complex multiplier
25%
Processor Design
25%
Sine Cosine
25%
Single-path Delay Feedback
25%
Digital Audio Broadcasting
25%
Engineering
Fast Fourier Transform
100%
Power Variable
100%
Supply Voltage
50%
Orthogonal Frequency Division Multiplexing
50%
Communication System
50%
Subscriber Loops
50%
Electric Power Utilization
25%
Measured Result
25%
Low Power Consumption
25%
Electric Delay Lines
25%
Chip Area
25%
Reduce Power Consumption
25%
Shift Register
25%
Digital Video
25%
Low Power Operation
25%
Feedback Delay
25%
Digital Audio
25%
Computer Science
Fast Fourier Transform
100%
Variable Length
100%
Supply Voltage
50%
Orthogonal Frequency Division Multiplexing
50%
Digital Subscriber Loop
50%
Low Power Consumption
25%
Power Consumption
25%
Reduce Power Consumption
25%
radix 2
25%
Pipeline Architecture
25%
Shift Register
25%
Processor Design
25%
Digital Video Broadcasting
25%