Layout techniques for on-chip interconnect inductance reduction

Shang Wei Tu, Jing Yang Jou, Yao Wen Chang

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Fingerprint

Dive into the research topics of 'Layout techniques for on-chip interconnect inductance reduction'. Together they form a unique fingerprint.

Engineering & Materials Science